OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [arm/] [and.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# arm testcase for and
# arm testcase for and
# mach: all
# mach: all
# ??? Unfinished, more tests needed.
# ??? Unfinished, more tests needed.
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
# and$cond${set-cc?} $rd,$rn,$imm12
# and$cond${set-cc?} $rd,$rn,$imm12
        .global and_imm
        .global and_imm
and_imm:
and_imm:
        mvi_h_gr r4,1
        mvi_h_gr r4,1
        mvi_h_cnvz 0,0,0,0
        mvi_h_cnvz 0,0,0,0
        and r5,r4,#1
        and r5,r4,#1
        test_h_cnvz 0,0,0,0
        test_h_cnvz 0,0,0,0
        test_h_gr r5,1
        test_h_gr r5,1
# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
        .global and_reg_imm_shift
        .global and_reg_imm_shift
and_reg_imm_shift:
and_reg_imm_shift:
        mvi_h_gr r4,1
        mvi_h_gr r4,1
        mvi_h_gr r5,1
        mvi_h_gr r5,1
        mvi_h_cnvz 0,0,0,0
        mvi_h_cnvz 0,0,0,0
        and r6,r4,r5,lsl #1
        and r6,r4,r5,lsl #1
        test_h_cnvz 0,0,0,0
        test_h_cnvz 0,0,0,0
        test_h_gr r6,0
        test_h_gr r6,0
# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
        .global and_reg_reg_shift
        .global and_reg_reg_shift
and_reg_reg_shift:
and_reg_reg_shift:
        mvi_h_gr r4,1
        mvi_h_gr r4,1
        mvi_h_gr r5,1
        mvi_h_gr r5,1
        mvi_h_gr r6,1
        mvi_h_gr r6,1
        mvi_h_cnvz 0,0,0,0
        mvi_h_cnvz 0,0,0,0
        and r7,r4,r5,lsl r6
        and r7,r4,r5,lsl r6
        test_h_cnvz 0,0,0,0
        test_h_cnvz 0,0,0,0
        test_h_gr r7,0
        test_h_gr r7,0
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.