URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$imm12
|
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$imm12
|
# mach: unfinished
|
# mach: unfinished
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global rsb_imm
|
.global rsb_imm
|
rsb_imm:
|
rsb_imm:
|
rsb00 pc,pc,0
|
rsb00 pc,pc,0
|
|
|
pass
|
pass
|
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
|
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
|
# mach: unfinished
|
# mach: unfinished
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global rsb_reg_imm_shift
|
.global rsb_reg_imm_shift
|
rsb_reg_imm_shift:
|
rsb_reg_imm_shift:
|
rsb00 pc,pc,pc,lsl 0
|
rsb00 pc,pc,pc,lsl 0
|
|
|
pass
|
pass
|
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
|
# arm testcase for rsb$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
|
# mach: unfinished
|
# mach: unfinished
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global rsb_reg_reg_shift
|
.global rsb_reg_reg_shift
|
rsb_reg_reg_shift:
|
rsb_reg_reg_shift:
|
rsb00 pc,pc,pc,lsl pc
|
rsb00 pc,pc,pc,lsl pc
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.