OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [dflags.ms] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv3 crisv8 crisv10 crisv32
# mach: crisv3 crisv8 crisv10 crisv32
# output: 31\n
# output: 31\n
; Check that flag settings in the delay slot for a conditional branch do
; Check that flag settings in the delay slot for a conditional branch do
; not affect the branch.
; not affect the branch.
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
 moveq 1,r3
 moveq 1,r3
 moveq 0,r4
 moveq 0,r4
; 8-bit branches.
; 8-bit branches.
 move.d r4,r4
 move.d r4,r4
 bne 0f
 bne 0f
 move.d r3,r3
 move.d r3,r3
 bne 1f
 bne 1f
 move.d r4,r4
 move.d r4,r4
 nop
 nop
0:
0:
 quit
 quit
1:
1:
 move.d r3,r3
 move.d r3,r3
 beq 0b
 beq 0b
 move.d r4,r4
 move.d r4,r4
 beq 4f
 beq 4f
 move.d r3,r3
 move.d r3,r3
 nop
 nop
 quit
 quit
4:
4:
 jump 2f
 jump 2f
 nop
 nop
 .space 1000
 .space 1000
; 16-bit branches
; 16-bit branches
2:
2:
 move.d r4,r4
 move.d r4,r4
 bne 0b
 bne 0b
 move.d r3,r3
 move.d r3,r3
 bne 3f
 bne 3f
 move.d r4,r4
 move.d r4,r4
 nop
 nop
 quit
 quit
 .space 1000
 .space 1000
3:
3:
 move.d r3,r3
 move.d r3,r3
 beq 0b
 beq 0b
 move.d r4,r4
 move.d r4,r4
 beq 4f
 beq 4f
 move.d r3,r3
 move.d r3,r3
 nop
 nop
 quit
 quit
 .space 1000
 .space 1000
4:
4:
 move.d 0x31,r3
 move.d 0x31,r3
 dumpr3
 dumpr3
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.