OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [io5.ms] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv32
# mach: crisv32
# output: ce11d0c\n
# output: ce11d0c\n
; Check correct "pass" exit.
; Check correct "pass" exit.
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
 move.d 0x0ce11d0c,$r3
 move.d 0x0ce11d0c,$r3
 dumpr3
 dumpr3
 moveq 1,$r9
 moveq 1,$r9
 moveq 0,$r10
 moveq 0,$r10
 break 13
 break 13
 move.d 0xbadc0de,$r3
 move.d 0xbadc0de,$r3
 dumpr3
 dumpr3
0:
0:
 ba 0b
 ba 0b
 nop
 nop
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.