OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movei.ms] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv32
# mach: crisv32
# output: fffffffe\n
# output: fffffffe\n
# output: fffffffe\n
# output: fffffffe\n
; Check basic integral-write semantics regarding flags.
; Check basic integral-write semantics regarding flags.
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
; A write that works.  Check that flags are set correspondingly.
; A write that works.  Check that flags are set correspondingly.
 move.d d,r4
 move.d d,r4
 moveq -2,r5
 moveq -2,r5
 setf c
 setf c
 clearf p
 clearf p
 move.d [r4],r3
 move.d [r4],r3
 ax
 ax
 move.d r5,[r4]
 move.d r5,[r4]
 move.d [r4],r3
 move.d [r4],r3
 bcc 0f
 bcc 0f
 nop
 nop
 fail
 fail
0:
0:
 dumpr3 ; fffffffe
 dumpr3 ; fffffffe
; A write that fails; check flags too.
; A write that fails; check flags too.
 move.d d,r4
 move.d d,r4
 moveq 23,r5
 moveq 23,r5
 setf p
 setf p
 clearf c
 clearf c
 move.d [r4],r3
 move.d [r4],r3
 ax
 ax
 move.d r5,[r4]
 move.d r5,[r4]
 move.d [r4],r3
 move.d [r4],r3
 bcs 0f
 bcs 0f
 nop
 nop
 fail
 fail
0:
0:
 dumpr3 ; fffffffe
 dumpr3 ; fffffffe
 quit
 quit
 .data
 .data
d:
d:
 .dword 42424242
 .dword 42424242
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.