OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [moveq.ms] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv3 crisv8 crisv10 crisv32
# mach: crisv3 crisv8 crisv10 crisv32
# sim: --trace-core=on
# sim: --trace-core=on
# ld: --section-start=.text=0
# ld: --section-start=.text=0
# output: read-2 exec:0x00000002 -> 0x3262\nread-2 exec:0x00000004 -> 0xe93e\nffffffe2\nread-2 exec:0x00000006 -> 0x324d\nread-2 exec:0x00000008 -> 0xe93e\nd\nread-2 exec:0x0000000a -> 0xe93f\n
# output: read-2 exec:0x00000002 -> 0x3262\nread-2 exec:0x00000004 -> 0xe93e\nffffffe2\nread-2 exec:0x00000006 -> 0x324d\nread-2 exec:0x00000008 -> 0xe93e\nd\nread-2 exec:0x0000000a -> 0xe93f\n
; Output a positive and a negative number, set from moveq.
; Output a positive and a negative number, set from moveq.
 .include "testutils.inc"
 .include "testutils.inc"
 startnostack
 startnostack
 moveq -30,r3
 moveq -30,r3
 dumpr3
 dumpr3
 moveq 13,r3
 moveq 13,r3
 dumpr3
 dumpr3
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.