OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movpmv32.ms] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv32
# mach: crisv32
# output: 11223320\nbb113344\naa557711\n
# output: 11223320\nbb113344\naa557711\n
# Test v32-specific special registers.  FIXME: more registers.
# Test v32-specific special registers.  FIXME: more registers.
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
 .data
 .data
store:
store:
 .dword 0x11223344
 .dword 0x11223344
 .dword 0x77665544
 .dword 0x77665544
 .text
 .text
 moveq -1,r3
 moveq -1,r3
 move.d store,r4
 move.d store,r4
 move vr,[r4]
 move vr,[r4]
 move [r4+],mof
 move [r4+],mof
 move mof,r3
 move mof,r3
 dumpr3
 dumpr3
 moveq -1,r3
 moveq -1,r3
 clearf zcvn
 clearf zcvn
 move 0xbb113344,mof
 move 0xbb113344,mof
 test_cc 0 0 0 0
 test_cc 0 0 0 0
 move mof,r3
 move mof,r3
 dumpr3
 dumpr3
 setf zcvn
 setf zcvn
 move 0xaa557711,mof
 move 0xaa557711,mof
 test_cc 1 1 1 1
 test_cc 1 1 1 1
 move mof,[r4]
 move mof,[r4]
 move.d [r4],r3
 move.d [r4],r3
 dumpr3
 dumpr3
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.