OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movscpc.ms] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv3 crisv8 crisv10
# mach: crisv3 crisv8 crisv10
# xerror:
# xerror:
# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n
# output: General register write to PC is not implemented.\nprogram stopped with signal 5.\n
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
 movs.b 0x42,pc
 movs.b 0x42,pc
 dumpr3
 dumpr3
 movs.w 0x4321,pc
 movs.w 0x4321,pc
 dumpr3
 dumpr3
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.