OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movsm.ms] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# mach: crisv3 crisv8 crisv10 crisv32
# mach: crisv3 crisv8 crisv10 crisv32
# output: 5\nfffffff5\n5\nfffffff5\n0\n
# output: 5\nfffffff5\n5\nfffffff5\n0\n
; Movs between registers.  Check that sign-extension is performed and the
; Movs between registers.  Check that sign-extension is performed and the
; full register is set.
; full register is set.
 .include "testutils.inc"
 .include "testutils.inc"
 .data
 .data
x:
x:
 .byte 5,-11
 .byte 5,-11
 .word 5,-11
 .word 5,-11
 .word 0
 .word 0
 start
 start
 move.d x,r5
 move.d x,r5
 moveq -1,r3
 moveq -1,r3
 movs.b [r5+],r3
 movs.b [r5+],r3
 test_move_cc 0 0 0 0
 test_move_cc 0 0 0 0
 dumpr3
 dumpr3
 moveq 0,r3
 moveq 0,r3
 movs.b [r5],r3
 movs.b [r5],r3
 test_move_cc 1 0 0 0
 test_move_cc 1 0 0 0
 addq 1,r5
 addq 1,r5
 dumpr3
 dumpr3
 moveq -1,r3
 moveq -1,r3
 movs.w [r5+],r3
 movs.w [r5+],r3
 test_move_cc 0 0 0 0
 test_move_cc 0 0 0 0
 dumpr3
 dumpr3
 moveq 0,r3
 moveq 0,r3
 movs.w [r5],r3
 movs.w [r5],r3
 test_move_cc 1 0 0 0
 test_move_cc 1 0 0 0
 addq 2,r5
 addq 2,r5
 dumpr3
 dumpr3
 movs.w [r5],r3
 movs.w [r5],r3
 test_move_cc 0 1 0 0
 test_move_cc 0 1 0 0
 dumpr3
 dumpr3
 quit
 quit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.