URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# mach: crisv3 crisv8 crisv10 crisv32
|
# mach: crisv3 crisv8 crisv10 crisv32
|
# output: 5\nf5\n5\nfff5\n0\n
|
# output: 5\nf5\n5\nfff5\n0\n
|
|
|
; Movu between registers. Check that zero-extension is performed and the
|
; Movu between registers. Check that zero-extension is performed and the
|
; full register is set.
|
; full register is set.
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
start
|
start
|
moveq -1,r5
|
moveq -1,r5
|
moveq 5,r4
|
moveq 5,r4
|
move.b r4,r5
|
move.b r4,r5
|
moveq -1,r3
|
moveq -1,r3
|
movu.b r5,r3
|
movu.b r5,r3
|
test_move_cc 0 0 0 0
|
test_move_cc 0 0 0 0
|
dumpr3
|
dumpr3
|
|
|
moveq 0,r5
|
moveq 0,r5
|
moveq -11,r4
|
moveq -11,r4
|
move.b r4,r5
|
move.b r4,r5
|
moveq -1,r3
|
moveq -1,r3
|
movu.b r5,r3
|
movu.b r5,r3
|
test_move_cc 0 0 0 0
|
test_move_cc 0 0 0 0
|
dumpr3
|
dumpr3
|
|
|
moveq -1,r5
|
moveq -1,r5
|
moveq 5,r4
|
moveq 5,r4
|
move.w r4,r5
|
move.w r4,r5
|
moveq -1,r3
|
moveq -1,r3
|
movu.w r5,r3
|
movu.w r5,r3
|
test_move_cc 0 0 0 0
|
test_move_cc 0 0 0 0
|
dumpr3
|
dumpr3
|
|
|
moveq 0,r5
|
moveq 0,r5
|
moveq -11,r4
|
moveq -11,r4
|
move.w r4,r5
|
move.w r4,r5
|
moveq -1,r3
|
moveq -1,r3
|
movu.w r5,r3
|
movu.w r5,r3
|
test_move_cc 0 0 0 0
|
test_move_cc 0 0 0 0
|
dumpr3
|
dumpr3
|
|
|
movu.w 0,r3
|
movu.w 0,r3
|
test_move_cc 0 1 0 0
|
test_move_cc 0 1 0 0
|
dumpr3
|
dumpr3
|
|
|
quit
|
quit
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.