OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [tmvmrv10.ms] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
#mach: crisv10
#mach: crisv10
#output: Basic clock cycles, total @: 45\n
#output: Basic clock cycles, total @: 45\n
#output: Memory source stall cycles: 0\n
#output: Memory source stall cycles: 0\n
#output: Memory read-after-write stall cycles: 0\n
#output: Memory read-after-write stall cycles: 0\n
#output: Movem source stall cycles: 0\n
#output: Movem source stall cycles: 0\n
#output: Movem destination stall cycles: 0\n
#output: Movem destination stall cycles: 0\n
#output: Movem address stall cycles: 0\n
#output: Movem address stall cycles: 0\n
#output: Multiplication source stall cycles: 0\n
#output: Multiplication source stall cycles: 0\n
#output: Jump source stall cycles: 0\n
#output: Jump source stall cycles: 0\n
#output: Branch misprediction stall cycles: 0\n
#output: Branch misprediction stall cycles: 0\n
#output: Jump target stall cycles: 0\n
#output: Jump target stall cycles: 0\n
#sim: --cris-cycles=basic
#sim: --cris-cycles=basic
; Check that movem to register basically looks ok cycle-wise.
; Check that movem to register basically looks ok cycle-wise.
; Nothing deep.
; Nothing deep.
 .include "testutils.inc"
 .include "testutils.inc"
 startnostack
 startnostack
 move.d 0f,r5
 move.d 0f,r5
 moveq 0,r8
 moveq 0,r8
 moveq 0,r9
 moveq 0,r9
; Adapted from crisv32 movem-to-memory penalty examples many
; Adapted from crisv32 movem-to-memory penalty examples many
; revisions ago.
; revisions ago.
 movem [r5],r4
 movem [r5],r4
 test.d [r3]    ; 3 cycle penalty on v32 (2 memory source, 1 movem dest).
 test.d [r3]    ; 3 cycle penalty on v32 (2 memory source, 1 movem dest).
 movem [r5],r4
 movem [r5],r4
 subq 1,r8
 subq 1,r8
 test.d [r3]    ; 2 cycle penalty on v32.
 test.d [r3]    ; 2 cycle penalty on v32.
 movem [r5],r4
 movem [r5],r4
 subq 1,r1      ; 3 cycle penalty on v32.
 subq 1,r1      ; 3 cycle penalty on v32.
 movem [r5],r4
 movem [r5],r4
 add.d r8,r9
 add.d r8,r9
 subq 1,r1      ; 2 cycle penalty on v32.
 subq 1,r1      ; 2 cycle penalty on v32.
 movem [r5],r4
 movem [r5],r4
 add.d r8,r9
 add.d r8,r9
 subq  1, r9
 subq  1, r9
 subq  1, r1    ; 1 cycle penalty on v32.
 subq  1, r1    ; 1 cycle penalty on v32.
 break 15
 break 15
 .data
 .data
 .p2align 5
 .p2align 5
0:
0:
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 .dword 0b
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.