OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [x5-v10.ms] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`#mach: crisv10`	`#mach: crisv10`
`#ld: --section-start=.text=0`	`#ld: --section-start=.text=0`
`#sim: --cris-trace=basic`	`#sim: --cris-trace=basic`
`#output: 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * ixnzvc 0\n`	`#output: 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * ixnzvc 0\n`
`#output: 8 0 0 0 0 0 14 0 0 0 0 0 0 0 0 * ixnzvc 2\n`	`#output: 8 0 0 0 0 0 14 0 0 0 0 0 0 0 0 * ixnzvc 2\n`
`#output: a 0 0 0 0 1 14 0 0 0 0 0 0 0 0 * ixnzvc 2\n`	`#output: a 0 0 0 0 1 14 0 0 0 0 0 0 0 0 * ixnzvc 2\n`
`#output: c 0 0 0 1 1 18 0 0 0 0 0 0 0 0 * ixnzvc 2\n`	`#output: c 0 0 0 1 1 18 0 0 0 0 0 0 0 0 * ixnzvc 2\n`
`#output: e 0 0 2 1 1 18 0 0 0 0 0 0 0 0 * ixnzvc 2\n`	`#output: e 0 0 2 1 1 18 0 0 0 0 0 0 0 0 * ixnzvc 2\n`
`.include "tmemv10.ms"`	`.include "tmemv10.ms"`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.