OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [cris/] [hw/] [rv-n-cris/] [wd1.ms] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
#mach: crisv10 crisv32
#mach: crisv10 crisv32
#sim(crisv10): --hw-device "/rv/trace? true" --hw-device "/rv/watchdog-interval 1"
#sim(crisv10): --hw-device "/rv/trace? true" --hw-device "/rv/watchdog-interval 1"
#sim(crisv32): --hw-device "/rv/trace? true" --hw-device "/rv/watchdog-interval 1" --hw-device "/rv/max-poll-ticks 1000"
#sim(crisv32): --hw-device "/rv/trace? true" --hw-device "/rv/watchdog-interval 1" --hw-device "/rv/max-poll-ticks 1000"
#output: /rv: WD\n
#output: /rv: WD\n
#output: /rv: REG R 0xd0000036\n
#output: /rv: REG R 0xd0000036\n
#output: /rv: := 0x76543210\n
#output: /rv: := 0x76543210\n
#output: /rv: WD\n
#output: /rv: WD\n
#output: /rv: DMA W 0x20000..0x20003\n
#output: /rv: DMA W 0x20000..0x20003\n
#output: /rv: 0x20000: 01 02 03 04\n
#output: /rv: 0x20000: 01 02 03 04\n
#output: /rv: REG R 0xd0000038\n
#output: /rv: REG R 0xd0000038\n
#output: /rv: := 0x76543211\n
#output: /rv: := 0x76543211\n
#output: pass\n
#output: pass\n
#r W,
#r W,
#r r,a8836,76543210
#r r,a8836,76543210
#r W,
#r W,
#r s,e000,01020304
#r s,e000,01020304
#r r,a8838,76543211
#r r,a8838,76543211
 .include "testutils.inc"
 .include "testutils.inc"
 start
 start
 mvi_h_mem 0 0x20000
 mvi_h_mem 0 0x20000
 test_h_mem 0x76543210 0xd0000036
 test_h_mem 0x76543210 0xd0000036
 move.d 0x20000,$r1
 move.d 0x20000,$r1
0:
0:
 test.b [$r1]
 test.b [$r1]
 beq 0b
 beq 0b
 nop
 nop
 test_h_mem 0x76543211 0xd0000038
 test_h_mem 0x76543211 0xd0000038
 pass
 pass
 .fill 65536*2+128,1,0
 .fill 65536*2+128,1,0
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.