OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [fr30/] [andccr.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# fr30 testcase for andccr $u8
# fr30 testcase for andccr $u8
# mach(): fr30
# mach(): fr30
        .include "testutils.inc"
        .include "testutils.inc"
        START
        START
        .text
        .text
        .global andccr
        .global andccr
andccr:
andccr:
        set_cc          0x00
        set_cc          0x00
        set_i                   0
        set_i                   0
        set_s_system
        set_s_system
        andccr          0xff
        andccr          0xff
        test_cc         0 0 0 0
        test_cc         0 0 0 0
        test_i          0
        test_i          0
        test_s_system
        test_s_system
        set_cc          0x0f
        set_cc          0x0f
        set_i                   1
        set_i                   1
        set_s_user
        set_s_user
        andccr          0xff
        andccr          0xff
        test_cc         1 1 1 1
        test_cc         1 1 1 1
        test_i          1
        test_i          1
        test_s_user
        test_s_user
        set_cc          0x0f
        set_cc          0x0f
        set_i                   1
        set_i                   1
        set_s_user
        set_s_user
        andccr          0xaa
        andccr          0xaa
        test_cc         1 0 1 0
        test_cc         1 0 1 0
        test_i          0
        test_i          0
        test_s_user
        test_s_user
        set_cc          0x0f
        set_cc          0x0f
        set_i                   1
        set_i                   1
        set_s_user
        set_s_user
        andccr          0xc0
        andccr          0xc0
        test_cc         0 0 0 0
        test_cc         0 0 0 0
        test_i          0
        test_i          0
        test_s_system
        test_s_system
        set_cc          0x0f
        set_cc          0x0f
        set_i                   1
        set_i                   1
        set_s_user
        set_s_user
        andccr          0x3f            ; no effect
        andccr          0x3f            ; no effect
        test_cc         1 1 1 1
        test_cc         1 1 1 1
        test_i          1
        test_i          1
        test_s_user
        test_s_user
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.