URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# fr30 testcase for borl $Rj,@$Ri
|
# fr30 testcase for borl $Rj,@$Ri
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global borl
|
.global borl
|
borl:
|
borl:
|
; Test borl $Rj,@$Ri
|
; Test borl $Rj,@$Ri
|
mvi_h_mem 0x55555555,sp
|
mvi_h_mem 0x55555555,sp
|
set_cc 0x0f ; Condition codes should not change
|
set_cc 0x0f ; Condition codes should not change
|
borl 0x0a,@sp
|
borl 0x0a,@sp
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_h_mem 0x5f555555,sp
|
test_h_mem 0x5f555555,sp
|
|
|
mvi_h_mem 0xf0ffffff,sp
|
mvi_h_mem 0xf0ffffff,sp
|
set_cc 0x04 ; Condition codes should not change
|
set_cc 0x04 ; Condition codes should not change
|
borl 0x00,@sp
|
borl 0x00,@sp
|
test_cc 0 1 0 0
|
test_cc 0 1 0 0
|
test_h_mem 0xf0ffffff,sp
|
test_h_mem 0xf0ffffff,sp
|
|
|
mvi_h_mem 0xdcadbeef,sp
|
mvi_h_mem 0xdcadbeef,sp
|
set_cc 0x09 ; Condition codes should not change
|
set_cc 0x09 ; Condition codes should not change
|
borl 0x02,@sp
|
borl 0x02,@sp
|
test_cc 1 0 0 1
|
test_cc 1 0 0 1
|
test_h_mem 0xdeadbeef,sp
|
test_h_mem 0xdeadbeef,sp
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.