URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# fr30 testcase for extsh $Ri
|
# fr30 testcase for extsh $Ri
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global extsh
|
.global extsh
|
extsh:
|
extsh:
|
; Test extsh $Ri
|
; Test extsh $Ri
|
mvi_h_gr 0,r7
|
mvi_h_gr 0,r7
|
set_cc 0x0f ; Condition codes are irrelevent
|
set_cc 0x0f ; Condition codes are irrelevent
|
extsh r7
|
extsh r7
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_h_gr 0,r7
|
test_h_gr 0,r7
|
|
|
mvi_h_gr 0x7f,r7
|
mvi_h_gr 0x7f,r7
|
set_cc 0x0e ; Condition codes are irrelevent
|
set_cc 0x0e ; Condition codes are irrelevent
|
extsh r7
|
extsh r7
|
test_cc 1 1 1 0
|
test_cc 1 1 1 0
|
test_h_gr 0x7f,r7
|
test_h_gr 0x7f,r7
|
|
|
mvi_h_gr 0x80,r7
|
mvi_h_gr 0x80,r7
|
set_cc 0x0d ; Condition codes are irrelevent
|
set_cc 0x0d ; Condition codes are irrelevent
|
extsh r7
|
extsh r7
|
test_cc 1 1 0 1
|
test_cc 1 1 0 1
|
test_h_gr 0x80,r7
|
test_h_gr 0x80,r7
|
|
|
mvi_h_gr 0x7fff,r7
|
mvi_h_gr 0x7fff,r7
|
set_cc 0x0c ; Condition codes are irrelevent
|
set_cc 0x0c ; Condition codes are irrelevent
|
extsh r7
|
extsh r7
|
test_cc 1 1 0 0
|
test_cc 1 1 0 0
|
test_h_gr 0x7fff,r7
|
test_h_gr 0x7fff,r7
|
|
|
mvi_h_gr 0x8000,r7
|
mvi_h_gr 0x8000,r7
|
set_cc 0x0b ; Condition codes are irrelevent
|
set_cc 0x0b ; Condition codes are irrelevent
|
extsh r7
|
extsh r7
|
test_cc 1 0 1 1
|
test_cc 1 0 1 1
|
test_h_gr 0xffff8000,r7
|
test_h_gr 0xffff8000,r7
|
|
|
mvi_h_gr 0xffff7fff,r7
|
mvi_h_gr 0xffff7fff,r7
|
set_cc 0x0a ; Condition codes are irrelevent
|
set_cc 0x0a ; Condition codes are irrelevent
|
extsh r7
|
extsh r7
|
test_cc 1 0 1 0
|
test_cc 1 0 1 0
|
test_h_gr 0x7fff,r7
|
test_h_gr 0x7fff,r7
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.