URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# fr30 testcase for inte
|
# fr30 testcase for inte
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global inte
|
.global inte
|
inte:
|
inte:
|
; Test inte which is essentially int #9
|
; Test inte which is essentially int #9
|
mvr_h_gr tbr,r7
|
mvr_h_gr tbr,r7
|
inci_h_gr 0x3d8,r7
|
inci_h_gr 0x3d8,r7
|
mvi_h_mem pass,r7
|
mvi_h_mem pass,r7
|
mvi_h_gr doint,r9
|
mvi_h_gr doint,r9
|
inci_h_gr 2,r9
|
inci_h_gr 2,r9
|
mvr_h_gr ssp,r10
|
mvr_h_gr ssp,r10
|
set_cc 0x0f ; Condition codes should not change
|
set_cc 0x0f ; Condition codes should not change
|
set_s_user ; Set opposite of expected
|
set_s_user ; Set opposite of expected
|
set_i 1 ; Should not change
|
set_i 1 ; Should not change
|
mvr_h_gr ps,r8
|
mvr_h_gr ps,r8
|
doint: inte
|
doint: inte
|
fail
|
fail
|
|
|
pass:
|
pass:
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_ilm 4
|
test_ilm 4
|
test_s_system
|
test_s_system
|
test_i 1
|
test_i 1
|
inci_h_gr -4,r10
|
inci_h_gr -4,r10
|
testr_h_mem r8,r10
|
testr_h_mem r8,r10
|
inci_h_gr -4,r10
|
inci_h_gr -4,r10
|
testr_h_mem r9,r10
|
testr_h_mem r9,r10
|
testr_h_dr r10,ssp
|
testr_h_dr r10,ssp
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.