OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [fr30/] [ldi8.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# fr30 testcase for ldi8 $i8,$Ri
# fr30 testcase for ldi8 $i8,$Ri
# mach(): fr30
# mach(): fr30
        .include "testutils.inc"
        .include "testutils.inc"
        START
        START
        .text
        .text
        .global ldi8
        .global ldi8
ldi8:
ldi8:
        ; Test ldi8 $i8,$Ri
        ; Test ldi8 $i8,$Ri
        set_cc          0x0f            ; condition codes should not change
        set_cc          0x0f            ; condition codes should not change
        ldi8            #0x00000000,r7
        ldi8            #0x00000000,r7
        test_cc         1 1 1 1
        test_cc         1 1 1 1
        test_h_gr       0,r7
        test_h_gr       0,r7
        set_cc          0x07            ; condition codes should not change
        set_cc          0x07            ; condition codes should not change
        ldi:20          1,r7
        ldi:20          1,r7
        test_cc         0 1 1 1
        test_cc         0 1 1 1
        test_h_gr       1,r7
        test_h_gr       1,r7
        set_cc          0x0b            ; condition codes should not change
        set_cc          0x0b            ; condition codes should not change
        ldi8            0x7f,r7
        ldi8            0x7f,r7
        test_cc         1 0 1 1
        test_cc         1 0 1 1
        test_h_gr       0x0000007f,r7
        test_h_gr       0x0000007f,r7
        set_cc          0x0d            ; condition codes should not change
        set_cc          0x0d            ; condition codes should not change
        ldi:20          0x80,r7
        ldi:20          0x80,r7
        test_cc         1 1 0 1
        test_cc         1 1 0 1
        test_h_gr       0x00000080,r7
        test_h_gr       0x00000080,r7
        set_cc          0x0e            ; condition codes should not change
        set_cc          0x0e            ; condition codes should not change
        ldi8            0xff,r7
        ldi8            0xff,r7
        test_cc         1 1 1 0
        test_cc         1 1 1 0
        test_h_gr       0x000000ff,r7
        test_h_gr       0x000000ff,r7
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.