URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# fr30 testcase for reti
|
# fr30 testcase for reti
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global reti
|
.global reti
|
reti:
|
reti:
|
; Test reti with low reset of ilm allowed
|
; Test reti with low reset of ilm allowed
|
mvr_h_gr sp,r8 ; Save stack pointer
|
mvr_h_gr sp,r8 ; Save stack pointer
|
set_s_system
|
set_s_system
|
set_i 1
|
set_i 1
|
set_ilm 15 ; attempt reset of low range
|
set_ilm 15 ; attempt reset of low range
|
set_cc 0x0f ; Condition codes should not change
|
set_cc 0x0f ; Condition codes should not change
|
save_ps
|
save_ps
|
inci_h_gr -4,sp
|
inci_h_gr -4,sp
|
mvi_h_mem ret1,sp
|
mvi_h_mem ret1,sp
|
set_i 0 ; Set opposite of expected
|
set_i 0 ; Set opposite of expected
|
set_ilm 0 ; attempt reset of low range
|
set_ilm 0 ; attempt reset of low range
|
set_cc 0x00 ; Set opposite of expected
|
set_cc 0x00 ; Set opposite of expected
|
|
|
reti
|
reti
|
fail
|
fail
|
|
|
ret1:
|
ret1:
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_s_system
|
test_s_system
|
test_i 1
|
test_i 1
|
test_ilm 15
|
test_ilm 15
|
testr_h_gr r8,sp
|
testr_h_gr r8,sp
|
|
|
; Test reti with low reset of ilm not allowed
|
; Test reti with low reset of ilm not allowed
|
mvr_h_gr sp,r8 ; Save stack pointer
|
mvr_h_gr sp,r8 ; Save stack pointer
|
set_s_system
|
set_s_system
|
set_i 0
|
set_i 0
|
set_ilm 15 ; attempt reset of low range
|
set_ilm 15 ; attempt reset of low range
|
set_cc 0x0f ; Condition codes should not change
|
set_cc 0x0f ; Condition codes should not change
|
save_ps
|
save_ps
|
inci_h_gr -4,sp
|
inci_h_gr -4,sp
|
mvi_h_mem ret2,sp
|
mvi_h_mem ret2,sp
|
set_i 0 ; Set opposite of expected
|
set_i 0 ; Set opposite of expected
|
set_ilm 16 ; disallow reset of low range
|
set_ilm 16 ; disallow reset of low range
|
set_cc 0x00 ; Set opposite of expected
|
set_cc 0x00 ; Set opposite of expected
|
|
|
reti
|
reti
|
fail
|
fail
|
|
|
ret2:
|
ret2:
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_s_system
|
test_s_system
|
test_i 0
|
test_i 0
|
test_ilm 31
|
test_ilm 31
|
testr_h_gr r8,sp
|
testr_h_gr r8,sp
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.