URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# frv testcase for bcnlr $ICCi,$ccond,$hint
|
# frv testcase for bcnlr $ICCi,$ccond,$hint
|
# mach: all
|
# mach: all
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global bcnlr
|
.global bcnlr
|
bcnlr:
|
bcnlr:
|
; ccond is true
|
; ccond is true
|
set_spr_immed 128,lcr
|
set_spr_immed 128,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x0 0
|
set_icc 0x0 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x1 1
|
set_icc 0x1 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x2 2
|
set_icc 0x2 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x3 3
|
set_icc 0x3 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x4 0
|
set_icc 0x4 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x5 1
|
set_icc 0x5 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x6 2
|
set_icc 0x6 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
|
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x7 3
|
set_icc 0x7 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
|
|
set_spr_addr ok9,lr
|
set_spr_addr ok9,lr
|
set_icc 0x8 0
|
set_icc 0x8 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
fail
|
fail
|
ok9:
|
ok9:
|
set_spr_addr oka,lr
|
set_spr_addr oka,lr
|
set_icc 0x9 1
|
set_icc 0x9 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
fail
|
fail
|
oka:
|
oka:
|
set_spr_addr okb,lr
|
set_spr_addr okb,lr
|
set_icc 0xa 2
|
set_icc 0xa 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
fail
|
fail
|
okb:
|
okb:
|
set_spr_addr okc,lr
|
set_spr_addr okc,lr
|
set_icc 0xb 3
|
set_icc 0xb 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
fail
|
fail
|
okc:
|
okc:
|
set_spr_addr okd,lr
|
set_spr_addr okd,lr
|
set_icc 0xc 0
|
set_icc 0xc 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
fail
|
fail
|
okd:
|
okd:
|
set_spr_addr oke,lr
|
set_spr_addr oke,lr
|
set_icc 0xd 1
|
set_icc 0xd 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
fail
|
fail
|
oke:
|
oke:
|
set_spr_addr okf,lr
|
set_spr_addr okf,lr
|
set_icc 0xe 2
|
set_icc 0xe 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
fail
|
fail
|
okf:
|
okf:
|
set_spr_addr okg,lr
|
set_spr_addr okg,lr
|
set_icc 0xf 3
|
set_icc 0xf 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
fail
|
fail
|
okg:
|
okg:
|
|
|
; ccond is true
|
; ccond is true
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x0 0
|
set_icc 0x0 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x1 1
|
set_icc 0x1 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x2 2
|
set_icc 0x2 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x3 3
|
set_icc 0x3 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x4 0
|
set_icc 0x4 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x5 1
|
set_icc 0x5 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x6 2
|
set_icc 0x6 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x7 3
|
set_icc 0x7 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr okp,lr
|
set_spr_addr okp,lr
|
set_icc 0x8 0
|
set_icc 0x8 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
fail
|
fail
|
okp:
|
okp:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr okq,lr
|
set_spr_addr okq,lr
|
set_icc 0x9 1
|
set_icc 0x9 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
fail
|
fail
|
okq:
|
okq:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr okr,lr
|
set_spr_addr okr,lr
|
set_icc 0xa 2
|
set_icc 0xa 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
fail
|
fail
|
okr:
|
okr:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr oks,lr
|
set_spr_addr oks,lr
|
set_icc 0xb 3
|
set_icc 0xb 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
fail
|
fail
|
oks:
|
oks:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr okt,lr
|
set_spr_addr okt,lr
|
set_icc 0xc 0
|
set_icc 0xc 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
fail
|
fail
|
okt:
|
okt:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr oku,lr
|
set_spr_addr oku,lr
|
set_icc 0xd 1
|
set_icc 0xd 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
fail
|
fail
|
oku:
|
oku:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr okv,lr
|
set_spr_addr okv,lr
|
set_icc 0xe 2
|
set_icc 0xe 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
fail
|
fail
|
okv:
|
okv:
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr okw,lr
|
set_spr_addr okw,lr
|
set_icc 0xf 3
|
set_icc 0xf 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
fail
|
fail
|
okw:
|
okw:
|
; ccond is false
|
; ccond is false
|
set_spr_immed 128,lcr
|
set_spr_immed 128,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x0 0
|
set_icc 0x0 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
|
|
set_icc 0x1 1
|
set_icc 0x1 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
|
|
set_icc 0x2 2
|
set_icc 0x2 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
|
|
set_icc 0x3 3
|
set_icc 0x3 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
|
|
set_icc 0x4 0
|
set_icc 0x4 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
|
|
set_icc 0x5 1
|
set_icc 0x5 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
|
|
set_icc 0x6 2
|
set_icc 0x6 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
|
|
set_icc 0x7 3
|
set_icc 0x7 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
|
|
set_icc 0x8 0
|
set_icc 0x8 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
|
|
set_icc 0x9 1
|
set_icc 0x9 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
|
|
set_icc 0xa 2
|
set_icc 0xa 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
|
|
set_icc 0xb 3
|
set_icc 0xb 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
|
|
set_icc 0xc 0
|
set_icc 0xc 0
|
bcnlr icc0,1,0
|
bcnlr icc0,1,0
|
|
|
set_icc 0xd 1
|
set_icc 0xd 1
|
bcnlr icc1,1,1
|
bcnlr icc1,1,1
|
|
|
set_icc 0xe 2
|
set_icc 0xe 2
|
bcnlr icc2,1,2
|
bcnlr icc2,1,2
|
|
|
set_icc 0xf 3
|
set_icc 0xf 3
|
bcnlr icc3,1,3
|
bcnlr icc3,1,3
|
|
|
; ccond is false
|
; ccond is false
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_spr_addr bad,lr
|
set_spr_addr bad,lr
|
set_icc 0x0 0
|
set_icc 0x0 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x1 1
|
set_icc 0x1 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x2 2
|
set_icc 0x2 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x3 3
|
set_icc 0x3 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x4 0
|
set_icc 0x4 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x5 1
|
set_icc 0x5 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x6 2
|
set_icc 0x6 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x7 3
|
set_icc 0x7 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x8 0
|
set_icc 0x8 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0x9 1
|
set_icc 0x9 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0xa 2
|
set_icc 0xa 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0xb 3
|
set_icc 0xb 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0xc 0
|
set_icc 0xc 0
|
bcnlr icc0,0,0
|
bcnlr icc0,0,0
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0xd 1
|
set_icc 0xd 1
|
bcnlr icc1,0,1
|
bcnlr icc1,0,1
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0xe 2
|
set_icc 0xe 2
|
bcnlr icc2,0,2
|
bcnlr icc2,0,2
|
|
|
set_spr_immed 1,lcr
|
set_spr_immed 1,lcr
|
set_icc 0xf 3
|
set_icc 0xf 3
|
bcnlr icc3,0,3
|
bcnlr icc3,0,3
|
|
|
pass
|
pass
|
bad:
|
bad:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.