OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [cjmpl.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for cjmpl @($GRi,$GRj),$CCi,$cond
# frv testcase for cjmpl @($GRi,$GRj),$CCi,$cond
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global cjmpl
        .global cjmpl
cjmpl:
cjmpl:
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0,lr
        set_spr_immed   0,lr
        set_gr_addr     ok1,gr8
        set_gr_addr     ok1,gr8
        set_gr_immed    0,gr9
        set_gr_immed    0,gr9
        cjmpl           @(gr8,gr9),cc0,1
        cjmpl           @(gr8,gr9),cc0,1
        fail
        fail
ok1:
ok1:
        test_spr_immed  0,lr
        test_spr_immed  0,lr
        set_spr_immed   0,lr
        set_spr_immed   0,lr
        set_gr_addr     bad,gr8
        set_gr_addr     bad,gr8
        set_gr_immed    0,gr9
        set_gr_immed    0,gr9
        cjmpl           @(gr8,gr9),cc0,0
        cjmpl           @(gr8,gr9),cc0,0
        test_spr_immed  0,lr
        test_spr_immed  0,lr
        set_spr_immed   0,lr
        set_spr_immed   0,lr
        set_gr_addr     ok4,gr8
        set_gr_addr     ok4,gr8
        set_gr_immed    3,gr9                   ; target gets aligned down
        set_gr_immed    3,gr9                   ; target gets aligned down
        cjmpl           @(gr8,gr9),cc1,0
        cjmpl           @(gr8,gr9),cc1,0
        fail
        fail
ok4:
ok4:
        test_spr_immed  0,lr
        test_spr_immed  0,lr
        set_spr_immed   0,lr
        set_spr_immed   0,lr
        set_gr_addr     bad,gr8
        set_gr_addr     bad,gr8
        set_gr_immed    0,gr9
        set_gr_immed    0,gr9
        cjmpl           @(gr8,gr9),cc1,1
        cjmpl           @(gr8,gr9),cc1,1
        test_spr_immed  0,lr
        test_spr_immed  0,lr
        set_spr_immed   0,lr
        set_spr_immed   0,lr
        set_gr_addr     bad,gr8
        set_gr_addr     bad,gr8
        set_gr_immed    0,gr9
        set_gr_immed    0,gr9
        cjmpl           @(gr8,gr9),cc2,0
        cjmpl           @(gr8,gr9),cc2,0
        test_spr_immed  0,lr
        test_spr_immed  0,lr
        set_spr_immed   0,lr
        set_spr_immed   0,lr
        set_gr_addr     bad,gr8
        set_gr_addr     bad,gr8
        set_gr_immed    0,gr9
        set_gr_immed    0,gr9
        cjmpl           @(gr8,gr9),cc3,1
        cjmpl           @(gr8,gr9),cc3,1
        test_spr_immed  0,lr
        test_spr_immed  0,lr
        pass
        pass
bad:
bad:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.