OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [ckp.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for ckp $ICCi,$CCj_int
# frv testcase for ckp $ICCi,$CCj_int
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global ckp
        .global ckp
ckp:
ckp:
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x0 0
        set_icc         0x0 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x1 0
        set_icc         0x1 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x2 0
        set_icc         0x2 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x3 0
        set_icc         0x3 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x4 0
        set_icc         0x4 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x5 0
        set_icc         0x5 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x6 0
        set_icc         0x6 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x7 0
        set_icc         0x7 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0xdb1b,cccr
        test_spr_immed  0xdb1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x8 0
        set_icc         0x8 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0x9 0
        set_icc         0x9 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0xa 0
        set_icc         0xa 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0xb 0
        set_icc         0xb 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0xc 0
        set_icc         0xc 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0xd 0
        set_icc         0xd 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0xe 0
        set_icc         0xe 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_icc         0xf 0
        set_icc         0xf 0
        ckp             icc0,cc7
        ckp             icc0,cc7
        test_spr_immed  0x9b1b,cccr
        test_spr_immed  0x9b1b,cccr
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.