OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [fbug.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for fbug $FCCi,$hint,$label16
# frv testcase for fbug $FCCi,$hint,$label16
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global fbug
        .global fbug
fbug:
fbug:
        set_fcc         0x0 0
        set_fcc         0x0 0
        fbug            fcc0,0,bad
        fbug            fcc0,0,bad
        set_fcc         0x1 1
        set_fcc         0x1 1
        fbug            fcc1,1,ok2
        fbug            fcc1,1,ok2
        fail
        fail
ok2:
ok2:
        set_fcc         0x2 2
        set_fcc         0x2 2
        fbug            fcc2,2,ok3
        fbug            fcc2,2,ok3
        fail
        fail
ok3:
ok3:
        set_fcc         0x3 3
        set_fcc         0x3 3
        fbug            fcc3,3,ok4
        fbug            fcc3,3,ok4
        fail
        fail
ok4:
ok4:
        set_fcc         0x4 0
        set_fcc         0x4 0
        fbug            fcc0,0,bad
        fbug            fcc0,0,bad
        set_fcc         0x5 1
        set_fcc         0x5 1
        fbug            fcc1,1,ok6
        fbug            fcc1,1,ok6
        fail
        fail
ok6:
ok6:
        set_fcc         0x6 2
        set_fcc         0x6 2
        fbug            fcc2,2,ok7
        fbug            fcc2,2,ok7
        fail
        fail
ok7:
ok7:
        set_fcc         0x7 3
        set_fcc         0x7 3
        fbug            fcc3,3,ok8
        fbug            fcc3,3,ok8
        fail
        fail
ok8:
ok8:
        set_fcc         0x8 0
        set_fcc         0x8 0
        fbug            fcc0,0,bad
        fbug            fcc0,0,bad
        set_fcc         0x9 1
        set_fcc         0x9 1
        fbug            fcc1,1,oka
        fbug            fcc1,1,oka
        fail
        fail
oka:
oka:
        set_fcc         0xa 2
        set_fcc         0xa 2
        fbug            fcc2,2,okb
        fbug            fcc2,2,okb
        fail
        fail
okb:
okb:
        set_fcc         0xb 3
        set_fcc         0xb 3
        fbug            fcc3,3,okc
        fbug            fcc3,3,okc
        fail
        fail
okc:
okc:
        set_fcc         0xc 0
        set_fcc         0xc 0
        fbug            fcc0,0,bad
        fbug            fcc0,0,bad
        set_fcc         0xd 1
        set_fcc         0xd 1
        fbug            fcc1,1,oke
        fbug            fcc1,1,oke
        fail
        fail
oke:
oke:
        set_fcc         0xe 2
        set_fcc         0xe 2
        fbug            fcc2,2,okf
        fbug            fcc2,2,okf
        fail
        fail
okf:
okf:
        set_fcc         0xf 3
        set_fcc         0xf 3
        fbug            fcc3,3,okg
        fbug            fcc3,3,okg
        fail
        fail
okg:
okg:
        pass
        pass
bad:
bad:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.