OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [mhsetlos.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for mhsetlos $s12,$FRk
# frv testcase for mhsetlos $s12,$FRk
# mach: all
# mach: all
        .include "../testutils.inc"
        .include "../testutils.inc"
        start
        start
        .global mhsetlos
        .global mhsetlos
mhsetlos:
mhsetlos:
        set_fr_immed    0,fr1
        set_fr_immed    0,fr1
        mhsetlos        0,fr1
        mhsetlos        0,fr1
        test_fr_iimmed  0,fr1
        test_fr_iimmed  0,fr1
        mhsetlos        1,fr1
        mhsetlos        1,fr1
        test_fr_iimmed  0x00000001,fr1
        test_fr_iimmed  0x00000001,fr1
        mhsetlos        0x7ff,fr1
        mhsetlos        0x7ff,fr1
        test_fr_iimmed  0x000007ff,fr1
        test_fr_iimmed  0x000007ff,fr1
        mhsetlos        -2048,fr1
        mhsetlos        -2048,fr1
        test_fr_iimmed  0x0000f800,fr1
        test_fr_iimmed  0x0000f800,fr1
        ; Try parallel set of hi and lo at the same time
        ; Try parallel set of hi and lo at the same time
        mhsethis.p      1,fr1
        mhsethis.p      1,fr1
        mhsetlos        2,fr1
        mhsetlos        2,fr1
        test_fr_iimmed  0x00010002,fr1
        test_fr_iimmed  0x00010002,fr1
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.