# frv testcase for mqaddhss $FRi,$FRj,$FRj
|
# frv testcase for mqaddhss $FRi,$FRj,$FRj
|
# mach: all
|
# mach: all
|
|
|
.include "../testutils.inc"
|
.include "../testutils.inc"
|
|
|
start
|
start
|
|
|
.global mqaddhss
|
.global mqaddhss
|
mqaddhss:
|
mqaddhss:
|
set_fr_iimmed 0x0000,0x0000,fr10
|
set_fr_iimmed 0x0000,0x0000,fr10
|
set_fr_iimmed 0xdead,0x0000,fr11
|
set_fr_iimmed 0xdead,0x0000,fr11
|
set_fr_iimmed 0x0000,0x0000,fr12
|
set_fr_iimmed 0x0000,0x0000,fr12
|
set_fr_iimmed 0x0000,0xbeef,fr13
|
set_fr_iimmed 0x0000,0xbeef,fr13
|
mqaddhss fr10,fr12,fr14
|
mqaddhss fr10,fr12,fr14
|
test_fr_limmed 0x0000,0x0000,fr14
|
test_fr_limmed 0x0000,0x0000,fr14
|
test_fr_limmed 0xdead,0xbeef,fr15
|
test_fr_limmed 0xdead,0xbeef,fr15
|
test_spr_bits 0x3c,2,0,msr0 ; msr0.sie is clear
|
test_spr_bits 0x3c,2,0,msr0 ; msr0.sie is clear
|
test_spr_bits 2,1,0,msr0 ; msr0.ovf not set
|
test_spr_bits 2,1,0,msr0 ; msr0.ovf not set
|
test_spr_bits 1,0,0,msr0 ; msr0.aovf not set
|
test_spr_bits 1,0,0,msr0 ; msr0.aovf not set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt always set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt always set
|
|
|
set_fr_iimmed 0x0000,0xdead,fr10
|
set_fr_iimmed 0x0000,0xdead,fr10
|
set_fr_iimmed 0x1234,0x5678,fr11
|
set_fr_iimmed 0x1234,0x5678,fr11
|
set_fr_iimmed 0xbeef,0x0000,fr12
|
set_fr_iimmed 0xbeef,0x0000,fr12
|
set_fr_iimmed 0x1111,0x1111,fr13
|
set_fr_iimmed 0x1111,0x1111,fr13
|
mqaddhss fr10,fr12,fr14
|
mqaddhss fr10,fr12,fr14
|
test_fr_limmed 0xbeef,0xdead,fr14
|
test_fr_limmed 0xbeef,0xdead,fr14
|
test_fr_limmed 0x2345,0x6789,fr15
|
test_fr_limmed 0x2345,0x6789,fr15
|
test_spr_bits 0x3c,2,0,msr0 ; msr0.sie is clear
|
test_spr_bits 0x3c,2,0,msr0 ; msr0.sie is clear
|
test_spr_bits 2,1,0,msr0 ; msr0.ovf not set
|
test_spr_bits 2,1,0,msr0 ; msr0.ovf not set
|
test_spr_bits 1,0,0,msr0 ; msr0.aovf not set
|
test_spr_bits 1,0,0,msr0 ; msr0.aovf not set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt always set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt always set
|
|
|
set_spr_immed 0,msr0
|
set_spr_immed 0,msr0
|
set_fr_iimmed 0x1234,0x5678,fr10
|
set_fr_iimmed 0x1234,0x5678,fr10
|
set_fr_iimmed 0x7ffe,0x7ffe,fr11
|
set_fr_iimmed 0x7ffe,0x7ffe,fr11
|
set_fr_iimmed 0xffff,0xffff,fr12
|
set_fr_iimmed 0xffff,0xffff,fr12
|
set_fr_iimmed 0x0002,0x0001,fr13
|
set_fr_iimmed 0x0002,0x0001,fr13
|
mqaddhss fr10,fr12,fr14
|
mqaddhss fr10,fr12,fr14
|
test_fr_limmed 0x1233,0x5677,fr14
|
test_fr_limmed 0x1233,0x5677,fr14
|
test_fr_limmed 0x7fff,0x7fff,fr15
|
test_fr_limmed 0x7fff,0x7fff,fr15
|
test_spr_bits 0x3c,2,0x2,msr0 ; msr0.sie is set
|
test_spr_bits 0x3c,2,0x2,msr0 ; msr0.sie is set
|
test_spr_bits 2,1,1,msr0 ; msr0.ovf set
|
test_spr_bits 2,1,1,msr0 ; msr0.ovf set
|
test_spr_bits 1,0,1,msr0 ; msr0.aovf set
|
test_spr_bits 1,0,1,msr0 ; msr0.aovf set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt set
|
|
|
set_spr_immed 0,msr0
|
set_spr_immed 0,msr0
|
set_fr_iimmed 0x8001,0x8001,fr10
|
set_fr_iimmed 0x8001,0x8001,fr10
|
set_fr_iimmed 0x8001,0x8001,fr11
|
set_fr_iimmed 0x8001,0x8001,fr11
|
set_fr_iimmed 0xffff,0xfffe,fr12
|
set_fr_iimmed 0xffff,0xfffe,fr12
|
set_fr_iimmed 0xfffe,0xfffe,fr13
|
set_fr_iimmed 0xfffe,0xfffe,fr13
|
mqaddhss fr10,fr12,fr14
|
mqaddhss fr10,fr12,fr14
|
test_fr_limmed 0x8000,0x8000,fr14
|
test_fr_limmed 0x8000,0x8000,fr14
|
test_fr_limmed 0x8000,0x8000,fr15
|
test_fr_limmed 0x8000,0x8000,fr15
|
test_spr_bits 0x3c,2,0x7,msr0 ; msr0.sie is set
|
test_spr_bits 0x3c,2,0x7,msr0 ; msr0.sie is set
|
test_spr_bits 2,1,1,msr0 ; msr0.ovf set
|
test_spr_bits 2,1,1,msr0 ; msr0.ovf set
|
test_spr_bits 1,0,1,msr0 ; msr0.aovf set
|
test_spr_bits 1,0,1,msr0 ; msr0.aovf set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt set
|
|
|
set_spr_immed 0,msr0
|
set_spr_immed 0,msr0
|
set_fr_iimmed 0x0001,0x0001,fr10
|
set_fr_iimmed 0x0001,0x0001,fr10
|
set_fr_iimmed 0xffff,0xffff,fr11
|
set_fr_iimmed 0xffff,0xffff,fr11
|
set_fr_iimmed 0x7fff,0x0000,fr12
|
set_fr_iimmed 0x7fff,0x0000,fr12
|
set_fr_iimmed 0x0000,0x8000,fr13
|
set_fr_iimmed 0x0000,0x8000,fr13
|
mqaddhss.p fr10,fr10,fr14
|
mqaddhss.p fr10,fr10,fr14
|
mqaddhss fr12,fr12,fr16
|
mqaddhss fr12,fr12,fr16
|
test_fr_limmed 0x0002,0x0002,fr14
|
test_fr_limmed 0x0002,0x0002,fr14
|
test_fr_limmed 0xfffe,0xfffe,fr15
|
test_fr_limmed 0xfffe,0xfffe,fr15
|
test_fr_limmed 0x7fff,0x0000,fr16
|
test_fr_limmed 0x7fff,0x0000,fr16
|
test_fr_limmed 0x0000,0x8000,fr17
|
test_fr_limmed 0x0000,0x8000,fr17
|
test_spr_bits 0x3c,2,0x9,msr0 ; msr0.sie is set
|
test_spr_bits 0x3c,2,0x9,msr0 ; msr0.sie is set
|
test_spr_bits 2,1,1,msr0 ; msr0.ovf set
|
test_spr_bits 2,1,1,msr0 ; msr0.ovf set
|
test_spr_bits 1,0,1,msr0 ; msr0.aovf set
|
test_spr_bits 1,0,1,msr0 ; msr0.aovf set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt set
|
test_spr_bits 0x7000,12,1,msr0 ; msr0.mtt set
|
|
|
pass
|
pass
|
|
|
