OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [mhsethih.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for mhsethih $s5,$FRk
# frv testcase for mhsethih $s5,$FRk
# mach: fr400 fr550
# mach: fr400 fr550
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global setlo
        .global setlo
setlo:
setlo:
        set_fr_iimmed   0xdead,0xbeef,fr1
        set_fr_iimmed   0xdead,0xbeef,fr1
        mhsethih        0,fr1
        mhsethih        0,fr1
        test_fr_limmed  0x06ad,0xbeef,fr1
        test_fr_limmed  0x06ad,0xbeef,fr1
        mhsethih        1,fr1
        mhsethih        1,fr1
        test_fr_limmed  0x0ead,0xbeef,fr1
        test_fr_limmed  0x0ead,0xbeef,fr1
        mhsethih        0xf,fr1
        mhsethih        0xf,fr1
        test_fr_limmed  0x7ead,0xbeef,fr1
        test_fr_limmed  0x7ead,0xbeef,fr1
        mhsethih        -16,fr1
        mhsethih        -16,fr1
        test_fr_limmed  0x86ad,0xbeef,fr1
        test_fr_limmed  0x86ad,0xbeef,fr1
        mhsethih        -1,fr1
        mhsethih        -1,fr1
        test_fr_limmed  0xfead,0xbeef,fr1
        test_fr_limmed  0xfead,0xbeef,fr1
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.