OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [mrdacc.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for mrdacc $ACC40i,$FRintk
# frv testcase for mrdacc $ACC40i,$FRintk
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global mrdacc
        .global mrdacc
mrdacc:
mrdacc:
        set_accg_immed  0,accg0
        set_accg_immed  0,accg0
        set_acc_immed   0,acc0
        set_acc_immed   0,acc0
        set_accg_immed  -1,accg3
        set_accg_immed  -1,accg3
        set_acc_immed   -1,acc3
        set_acc_immed   -1,acc3
        set_accg_immed  0x12,accg2
        set_accg_immed  0x12,accg2
        set_acc_immed   0xdeadbeef,acc2
        set_acc_immed   0xdeadbeef,acc2
        mrdacc          acc0,fr10
        mrdacc          acc0,fr10
        test_fr_iimmed  0,fr10
        test_fr_iimmed  0,fr10
        mrdacc          acc3,fr10
        mrdacc          acc3,fr10
        test_fr_iimmed  0xffffffff,fr10
        test_fr_iimmed  0xffffffff,fr10
        mrdacc          acc2,fr10
        mrdacc          acc2,fr10
        test_fr_iimmed  0xdeadbeef,fr10
        test_fr_iimmed  0xdeadbeef,fr10
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.