OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [mwtaccg.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for mwtaccg $FRinti,$ACC40k
# frv testcase for mwtaccg $FRinti,$ACC40k
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global mwtaccg
        .global mwtaccg
mwtaccg:
mwtaccg:
        test_accg_immed 0x00,accg0
        test_accg_immed 0x00,accg0
        test_acc_immed  0x00000000,acc0
        test_acc_immed  0x00000000,acc0
        set_fr_iimmed   0xdead,0xbeef,fr10
        set_fr_iimmed   0xdead,0xbeef,fr10
        mwtaccg         fr10,accg0
        mwtaccg         fr10,accg0
        test_accg_immed 0xef,accg0
        test_accg_immed 0xef,accg0
        test_acc_immed  0,acc0
        test_acc_immed  0,acc0
        set_fr_iimmed   0x1234,0x5678,fr10
        set_fr_iimmed   0x1234,0x5678,fr10
        mwtaccg         fr10,accg0
        mwtaccg         fr10,accg0
        test_accg_immed 0x78,accg0
        test_accg_immed 0x78,accg0
        test_acc_immed  0,acc0
        test_acc_immed  0,acc0
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.