OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [nlddfu.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for nlddfu @($GRi,$GRj),$GRk
# frv testcase for nlddfu @($GRi,$GRj),$GRk
# mach: frv
# mach: frv
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global nlddfu
        .global nlddfu
nlddfu:
nlddfu:
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        inc_gr_immed    -4,sp
        inc_gr_immed    -4,sp
        set_mem_limmed  0xbeef,0xdead,sp
        set_mem_limmed  0xbeef,0xdead,sp
        set_gr_gr       sp,gr20
        set_gr_gr       sp,gr20
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xbeef,0xdead,fr9
        set_fr_iimmed   0xbeef,0xdead,fr9
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        nlddfu          @(sp,gr7),fr8
        nlddfu          @(sp,gr7),fr8
        test_fr_limmed  0xbeef,0xdead,fr8
        test_fr_limmed  0xbeef,0xdead,fr8
        test_fr_limmed  0xdead,0xbeef,fr9
        test_fr_limmed  0xdead,0xbeef,fr9
        test_gr_gr      sp,gr20
        test_gr_gr      sp,gr20
        test_spr_limmed 0xc8a0,0x0001,nesr0
        test_spr_limmed 0xc8a0,0x0001,nesr0
        test_spr_gr     neear0,gr20
        test_spr_gr     neear0,gr20
        test_spr_limmed 0x0000,0x0000,fner1
        test_spr_limmed 0x0000,0x0000,fner1
        test_spr_limmed 0x0000,0x0000,fner0
        test_spr_limmed 0x0000,0x0000,fner0
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xbeef,0xdead,fr9
        set_fr_iimmed   0xbeef,0xdead,fr9
        inc_gr_immed    -8,sp
        inc_gr_immed    -8,sp
        set_gr_immed    8,gr7
        set_gr_immed    8,gr7
        nlddfu          @(sp,gr7),fr8
        nlddfu          @(sp,gr7),fr8
        test_fr_limmed  0xbeef,0xdead,fr8
        test_fr_limmed  0xbeef,0xdead,fr8
        test_fr_limmed  0xdead,0xbeef,fr9
        test_fr_limmed  0xdead,0xbeef,fr9
        test_gr_gr      sp,gr20
        test_gr_gr      sp,gr20
        test_spr_limmed 0xc8a0,0x0401,nesr1
        test_spr_limmed 0xc8a0,0x0401,nesr1
        test_spr_gr     neear1,gr20
        test_spr_gr     neear1,gr20
        test_spr_limmed 0x0000,0x0000,fner1
        test_spr_limmed 0x0000,0x0000,fner1
        test_spr_limmed 0x0000,0x0000,fner0
        test_spr_limmed 0x0000,0x0000,fner0
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xbeef,0xdead,fr9
        set_fr_iimmed   0xbeef,0xdead,fr9
        inc_gr_immed    8,sp
        inc_gr_immed    8,sp
        set_gr_immed    -8,gr7
        set_gr_immed    -8,gr7
        nlddfu          @(sp,gr7),fr8
        nlddfu          @(sp,gr7),fr8
        test_fr_limmed  0xbeef,0xdead,fr8
        test_fr_limmed  0xbeef,0xdead,fr8
        test_fr_limmed  0xdead,0xbeef,fr9
        test_fr_limmed  0xdead,0xbeef,fr9
        test_gr_gr      sp,gr20
        test_gr_gr      sp,gr20
        test_spr_limmed 0xc8a0,0x0801,nesr2
        test_spr_limmed 0xc8a0,0x0801,nesr2
        test_spr_gr     neear2,gr20
        test_spr_gr     neear2,gr20
        test_spr_limmed 0x0000,0x0000,fner1
        test_spr_limmed 0x0000,0x0000,fner1
        test_spr_limmed 0x0000,0x0000,fner0
        test_spr_limmed 0x0000,0x0000,fner0
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.