OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [oricc.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for oricc $GRi,$s10,$GRk,$ICCi_1
# frv testcase for oricc $GRi,$s10,$GRk,$ICCi_1
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global oricc
        .global oricc
oricc:
oricc:
        set_gr_limmed   0xaaaa,0xaaaa,gr7
        set_gr_limmed   0xaaaa,0xaaaa,gr7
        set_icc         0x07,0          ; Set mask opposite of expected
        set_icc         0x07,0          ; Set mask opposite of expected
        oricc           gr7,0x155,gr8,icc0
        oricc           gr7,0x155,gr8,icc0
        test_icc        1 0 1 1 icc0
        test_icc        1 0 1 1 icc0
        test_gr_limmed  0xaaaa,0xabff,gr8
        test_gr_limmed  0xaaaa,0xabff,gr8
        set_gr_immed    0x00000000,gr7
        set_gr_immed    0x00000000,gr7
        set_icc         0x08,0          ; Set mask opposite of expected
        set_icc         0x08,0          ; Set mask opposite of expected
        oricc           gr7,0,gr8,icc0
        oricc           gr7,0,gr8,icc0
        test_icc        0 1 0 0 icc0
        test_icc        0 1 0 0 icc0
        test_gr_immed   0x00000000,gr8
        test_gr_immed   0x00000000,gr8
        set_gr_limmed   0xdead,0xbe00,gr7
        set_gr_limmed   0xdead,0xbe00,gr7
        set_icc         0x05,0          ; Set mask opposite of expected
        set_icc         0x05,0          ; Set mask opposite of expected
        oricc           gr7,0x0ef,gr8,icc0
        oricc           gr7,0x0ef,gr8,icc0
        test_icc        1 0 0 1 icc0
        test_icc        1 0 0 1 icc0
        test_gr_limmed  0xdead,0xbeef,gr8
        test_gr_limmed  0xdead,0xbeef,gr8
        set_gr_limmed   0xdead,0xb000,gr7
        set_gr_limmed   0xdead,0xb000,gr7
        set_icc         0x05,0          ; Set mask opposite of expected
        set_icc         0x05,0          ; Set mask opposite of expected
        oricc           gr7,-273,gr8,icc0
        oricc           gr7,-273,gr8,icc0
        test_icc        1 0 0 1 icc0
        test_icc        1 0 0 1 icc0
        test_gr_limmed  0xffff,0xfeef,gr8
        test_gr_limmed  0xffff,0xfeef,gr8
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.