OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [stc.cgs] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for stc $CPRk,@($GRi,$GRj)
# frv testcase for stc $CPRk,@($GRi,$GRj)
# mach: frv
# mach: frv
# as(frv): -mcpu=frv
# as(frv): -mcpu=frv
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global stc
        .global stc
stc:
stc:
        set_mem_limmed  0xdead,0xbeef,sp
        set_mem_limmed  0xdead,0xbeef,sp
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_cpr_limmed  0xffff,0xffff,cpr8
        set_cpr_limmed  0xffff,0xffff,cpr8
        stc             cpr8,@(sp,gr7)
        stc             cpr8,@(sp,gr7)
        test_mem_limmed 0xffff,0xffff,sp
        test_mem_limmed 0xffff,0xffff,sp
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.