OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [frv/] [tinc.cgs] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# frv testcase for tinc $ICCi_2,$GRi,$s12
# frv testcase for tinc $ICCi_2,$GRi,$s12
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global tinc
        .global tinc
tinc:
tinc:
        and_spr_immed   -4081,tbr               ; clear tbr.tt
        and_spr_immed   -4081,tbr               ; clear tbr.tt
        set_gr_spr      tbr,gr7
        set_gr_spr      tbr,gr7
        inc_gr_immed    2112,gr7                ; address of exception handler
        inc_gr_immed    2112,gr7                ; address of exception handler
        set_bctrlr_0_0  gr7     ; bctrlr 0,0
        set_bctrlr_0_0  gr7     ; bctrlr 0,0
        set_spr_immed   128,lcr
        set_spr_immed   128,lcr
        set_gr_immed    0,gr7
        set_gr_immed    0,gr7
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    ok0,lr
        set_spr_addr    ok0,lr
        set_icc         0x0 0
        set_icc         0x0 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
ok0:
ok0:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0x1 0
        set_icc         0x1 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    ok2,lr
        set_spr_addr    ok2,lr
        set_icc         0x2 0
        set_icc         0x2 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
ok2:
ok2:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0x3 0
        set_icc         0x3 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    ok4,lr
        set_spr_addr    ok4,lr
        set_icc         0x4 0
        set_icc         0x4 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
ok4:
ok4:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0x5 0
        set_icc         0x5 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    ok6,lr
        set_spr_addr    ok6,lr
        set_icc         0x6 0
        set_icc         0x6 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
ok6:
ok6:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0x7 0
        set_icc         0x7 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    ok8,lr
        set_spr_addr    ok8,lr
        set_icc         0x8 0
        set_icc         0x8 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
ok8:
ok8:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0x9 0
        set_icc         0x9 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    oka,lr
        set_spr_addr    oka,lr
        set_icc         0xa 0
        set_icc         0xa 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
oka:
oka:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0xb 0
        set_icc         0xb 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    okc,lr
        set_spr_addr    okc,lr
        set_icc         0xc 0
        set_icc         0xc 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
okc:
okc:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0xd 0
        set_icc         0xd 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        set_psr_et      1
        set_psr_et      1
        set_spr_addr    oke,lr
        set_spr_addr    oke,lr
        set_icc         0xe 0
        set_icc         0xe 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        fail
        fail
oke:
oke:
        set_spr_addr    bad,lr
        set_spr_addr    bad,lr
        set_icc         0xf 0
        set_icc         0xf 0
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        tinc            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
        pass
        pass
bad:
bad:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.