OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [h8300/] [brabc.s] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# Hitachi H8 testcase 'bra/bc'
# Hitachi H8 testcase 'bra/bc'
# mach(): h8sx
# mach(): h8sx
# as(h8300):    --defsym sim_cpu=0
# as(h8300):    --defsym sim_cpu=0
# as(h8300h):   --defsym sim_cpu=1
# as(h8300h):   --defsym sim_cpu=1
# as(h8300s):   --defsym sim_cpu=2
# as(h8300s):   --defsym sim_cpu=2
# as(h8sx):     --defsym sim_cpu=3
# as(h8sx):     --defsym sim_cpu=3
# ld(h8300h):   -m h8300helf
# ld(h8300h):   -m h8300helf
# ld(h8300s):   -m h8300self
# ld(h8300s):   -m h8300self
# ld(h8sx):     -m h8300sxelf
# ld(h8sx):     -m h8300sxelf
 
 
        .include "testutils.inc"
        .include "testutils.inc"
 
 
        .data
        .data
byte_src:       .byte   0xa5
byte_src:       .byte   0xa5
 
 
        start
        start
 
 
.if (sim_cpu == h8sx)
.if (sim_cpu == h8sx)
brabc_ind_disp8:
brabc_ind_disp8:
        set_grs_a5a5
        set_grs_a5a5
        mov     #byte_src, er1
        mov     #byte_src, er1
        set_ccr_zero
        set_ccr_zero
        ;; bra/bc xx:3, @erd, disp8
        ;; bra/bc xx:3, @erd, disp8
        bra/bc  #1, @er1, .Lpass1:8
        bra/bc  #1, @er1, .Lpass1:8
;;;     .word   0x7c10
;;;     .word   0x7c10
;;;     .word   0x4110
;;;     .word   0x4110
        fail
        fail
.Lpass1:
.Lpass1:
        bra/bc  #2, @er1, .Lfail1:8
        bra/bc  #2, @er1, .Lfail1:8
;;;     .word   0x7c10
;;;     .word   0x7c10
;;;     .word   0x4202
;;;     .word   0x4202
        bra     .Lpass2
        bra     .Lpass2
.Lfail1:
.Lfail1:
        fail
        fail
.Lpass2:
.Lpass2:
        test_cc_clear
        test_cc_clear
        test_h_gr32 0xa5a5a5a5 er0
        test_h_gr32 0xa5a5a5a5 er0
        test_h_gr32 byte_src   er1
        test_h_gr32 byte_src   er1
        test_h_gr32 0xa5a5a5a5 er2
        test_h_gr32 0xa5a5a5a5 er2
        test_h_gr32 0xa5a5a5a5 er3
        test_h_gr32 0xa5a5a5a5 er3
        test_h_gr32 0xa5a5a5a5 er4
        test_h_gr32 0xa5a5a5a5 er4
        test_h_gr32 0xa5a5a5a5 er5
        test_h_gr32 0xa5a5a5a5 er5
        test_h_gr32 0xa5a5a5a5 er6
        test_h_gr32 0xa5a5a5a5 er6
        test_h_gr32 0xa5a5a5a5 er7
        test_h_gr32 0xa5a5a5a5 er7
 
 
brabc_abs8_disp16:
brabc_abs8_disp16:
        set_grs_a5a5
        set_grs_a5a5
        mov.b   #0xa5, @0x20:32
        mov.b   #0xa5, @0x20:32
        set_ccr_zero
        set_ccr_zero
        ;; bra/bc xx:3, @aa:8, disp16
        ;; bra/bc xx:3, @aa:8, disp16
        bra/bc  #1, @0x20:8, .Lpass3:16
        bra/bc  #1, @0x20:8, .Lpass3:16
        fail
        fail
.Lpass3:
.Lpass3:
        bra/bc  #2, @0x20:8, Lfail:16
        bra/bc  #2, @0x20:8, Lfail:16
 
 
        test_cc_clear
        test_cc_clear
        test_grs_a5a5
        test_grs_a5a5
 
 
brabc_abs16_disp16:
brabc_abs16_disp16:
        set_grs_a5a5
        set_grs_a5a5
        set_ccr_zero
        set_ccr_zero
        ;; bra/bc xx:3, @aa:16, disp16
        ;; bra/bc xx:3, @aa:16, disp16
        bra/bc  #1, @byte_src:16, .Lpass5:16
        bra/bc  #1, @byte_src:16, .Lpass5:16
        fail
        fail
.Lpass5:
.Lpass5:
        bra/bc  #2, @byte_src:16, Lfail:16
        bra/bc  #2, @byte_src:16, Lfail:16
 
 
        test_cc_clear
        test_cc_clear
        test_grs_a5a5
        test_grs_a5a5
 
 
brabs_ind_disp8:
brabs_ind_disp8:
        set_grs_a5a5
        set_grs_a5a5
        mov     #byte_src, er1
        mov     #byte_src, er1
        set_ccr_zero
        set_ccr_zero
        ;; bra/bs xx:3, @erd, disp8
        ;; bra/bs xx:3, @erd, disp8
        bra/bs  #2, @er1, .Lpass7:8
        bra/bs  #2, @er1, .Lpass7:8
;;;     .word   0x7c10
;;;     .word   0x7c10
;;;     .word   0x4a10
;;;     .word   0x4a10
        fail
        fail
.Lpass7:
.Lpass7:
        bra/bs  #1, @er1, .Lfail3:8
        bra/bs  #1, @er1, .Lfail3:8
;;;     .word   0x7c10
;;;     .word   0x7c10
;;;     .word   0x4902
;;;     .word   0x4902
        bra     .Lpass8
        bra     .Lpass8
.Lfail3:
.Lfail3:
        fail
        fail
.Lpass8:
.Lpass8:
        test_cc_clear
        test_cc_clear
        test_h_gr32 0xa5a5a5a5 er0
        test_h_gr32 0xa5a5a5a5 er0
        test_h_gr32 byte_src   er1
        test_h_gr32 byte_src   er1
        test_h_gr32 0xa5a5a5a5 er2
        test_h_gr32 0xa5a5a5a5 er2
        test_h_gr32 0xa5a5a5a5 er3
        test_h_gr32 0xa5a5a5a5 er3
        test_h_gr32 0xa5a5a5a5 er4
        test_h_gr32 0xa5a5a5a5 er4
        test_h_gr32 0xa5a5a5a5 er5
        test_h_gr32 0xa5a5a5a5 er5
        test_h_gr32 0xa5a5a5a5 er6
        test_h_gr32 0xa5a5a5a5 er6
        test_h_gr32 0xa5a5a5a5 er7
        test_h_gr32 0xa5a5a5a5 er7
 
 
brabs_abs32_disp16:
brabs_abs32_disp16:
        set_grs_a5a5
        set_grs_a5a5
        set_ccr_zero
        set_ccr_zero
        ;; bra/bs xx:3, @aa:32, disp16
        ;; bra/bs xx:3, @aa:32, disp16
        bra/bs  #2, @byte_src:32, .Lpass9:16
        bra/bs  #2, @byte_src:32, .Lpass9:16
        fail
        fail
.Lpass9:
.Lpass9:
        bra/bs  #1, @byte_src:32, Lfail:16
        bra/bs  #1, @byte_src:32, Lfail:16
 
 
        test_cc_clear
        test_cc_clear
        test_grs_a5a5
        test_grs_a5a5
 
 
.endif
.endif
 
 
        pass
        pass
 
 
        exit 0
        exit 0
 
 
Lfail:  fail
Lfail:  fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.