OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [addv.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`# m32r testcase for addv $dr,$sr`	`# m32r testcase for addv $dr,$sr`
`# mach(): m32r m32rx`	`# mach(): m32r m32rx`

`.include "testutils.inc"`	`.include "testutils.inc"`

`start`	`start`

`.global addv`	`.global addv`
`addv:`	`addv:`
`mvi_h_condbit 0`	`mvi_h_condbit 0`
`mvi_h_gr r4, 0x80000000`	`mvi_h_gr r4, 0x80000000`
`mvi_h_gr r5, 0x80000000`	`mvi_h_gr r5, 0x80000000`

`addv r4, r5`	`addv r4, r5`

`bnc not_ok`	`bnc not_ok`
`test_h_gr r4, 0`	`test_h_gr r4, 0`

`pass`	`pass`
`not_ok:`	`not_ok:`
`fail`	`fail`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.