OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [addx.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`# m32r testcase for addx $dr,$sr`	`# m32r testcase for addx $dr,$sr`
`# mach(): m32r m32rx`	`# mach(): m32r m32rx`
`# timeout(): 42`	`# timeout(): 42`

`# timeout is set to test it`	`# timeout is set to test it`

`.include "testutils.inc"`	`.include "testutils.inc"`

`start`	`start`

`.global addx`	`.global addx`
`addx:`	`addx:`
`mvi_h_condbit 1`	`mvi_h_condbit 1`
`mvi_h_gr r4, 1`	`mvi_h_gr r4, 1`
`mvi_h_gr r5, 2`	`mvi_h_gr r5, 2`
`addx r4, r5`	`addx r4, r5`
`bc not_ok`	`bc not_ok`
`test_h_gr r4, 4`	`test_h_gr r4, 4`

`mvi_h_gr r4, 0xfffffffe`	`mvi_h_gr r4, 0xfffffffe`
`addx r4, r5`	`addx r4, r5`
`bnc not_ok`	`bnc not_ok`
`test_h_gr r4, 0`	`test_h_gr r4, 0`

`mvi_h_gr r4, -1`	`mvi_h_gr r4, -1`
`mvi_h_gr r5, -1`	`mvi_h_gr r5, -1`
`mvi_h_condbit 1`	`mvi_h_condbit 1`
`addx r4,r5`	`addx r4,r5`
`bnc not_ok`	`bnc not_ok`
`test_h_gr r4, -1`	`test_h_gr r4, -1`

`mvi_h_gr r4,-1`	`mvi_h_gr r4,-1`
`mvi_h_gr r5,0x7fffffff`	`mvi_h_gr r5,0x7fffffff`
`mvi_h_condbit 1`	`mvi_h_condbit 1`
`addx r5,r4`	`addx r5,r4`
`bnc not_ok`	`bnc not_ok`
`test_h_gr r5,0x7fffffff`	`test_h_gr r5,0x7fffffff`

`pass`	`pass`

`not_ok:`	`not_ok:`
`fail`	`fail`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.