OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [beqz.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# m32r testcase for beqz $src2,$disp16
# m32r testcase for beqz $src2,$disp16
# mach(): m32r m32rx
# mach(): m32r m32rx
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global beqz
        .global beqz
beqz:
beqz:
        mvi_h_gr r4, 0
        mvi_h_gr r4, 0
        beqz r4, ok
        beqz r4, ok
not_ok:
not_ok:
        fail
        fail
ok:
ok:
        mvi_h_gr r4, 1
        mvi_h_gr r4, 1
        beqz r4, not_ok
        beqz r4, not_ok
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.