URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# m32r testcase for lock $dr,@$sr
|
# m32r testcase for lock $dr,@$sr
|
# mach(): m32r m32rx
|
# mach(): m32r m32rx
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global lock
|
.global lock
|
lock:
|
lock:
|
mvaddr_h_gr r4, data_loc
|
mvaddr_h_gr r4, data_loc
|
mvi_h_gr r5, 0
|
mvi_h_gr r5, 0
|
|
|
lock r5, @r4
|
lock r5, @r4
|
|
|
test_h_gr r5, 0x12345678
|
test_h_gr r5, 0x12345678
|
|
|
; There is no way to test the lock bit
|
; There is no way to test the lock bit
|
|
|
unlock r5, @r4 ; Unlock the processor
|
unlock r5, @r4 ; Unlock the processor
|
|
|
pass
|
pass
|
|
|
data_loc:
|
data_loc:
|
.word 0x12345678
|
.word 0x12345678
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.