URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# m32r testcase for mvtachi $src1
|
# m32r testcase for mvtachi $src1
|
# mach(): m32r m32rx
|
# mach(): m32r m32rx
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
.global mvtachi
|
.global mvtachi
|
mvtachi:
|
mvtachi:
|
mvi_h_accum0 0, 0
|
mvi_h_accum0 0, 0
|
|
|
mvi_h_gr r4, 0x11223344
|
mvi_h_gr r4, 0x11223344
|
mvtachi r4
|
mvtachi r4
|
test_h_accum0 0x223344, 0x0
|
test_h_accum0 0x223344, 0x0
|
|
|
mvi_h_gr r4, 0x99aabbcc
|
mvi_h_gr r4, 0x99aabbcc
|
mvtachi r4
|
mvtachi r4
|
test_h_accum0 0xffaabbcc, 0x0
|
test_h_accum0 0xffaabbcc, 0x0
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.