OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [mvtaclo.cgs] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`# m32r testcase for mvtaclo $src1`	`# m32r testcase for mvtaclo $src1`
`# mach(): m32r m32rx`	`# mach(): m32r m32rx`

`.include "testutils.inc"`	`.include "testutils.inc"`

`start`	`start`

`.global mvtaclo`	`.global mvtaclo`
`mvtaclo:`	`mvtaclo:`
`mvi_h_accum0 0, 0`	`mvi_h_accum0 0, 0`
`mvi_h_gr r4, 0x11223344`	`mvi_h_gr r4, 0x11223344`

`mvtaclo r4`	`mvtaclo r4`

`test_h_accum0 0, 0x11223344`	`test_h_accum0 0, 0x11223344`

`pass`	`pass`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.