OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [rach.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`# m32r testcase for rach`	`# m32r testcase for rach`
`# mach(): m32r m32rx`	`# mach(): m32r m32rx`

`.include "testutils.inc"`	`.include "testutils.inc"`

`start`	`start`

`.global rach`	`.global rach`
`rach:`	`rach:`
`mvi_h_accum0 1, 0x40004001`	`mvi_h_accum0 1, 0x40004001`
`rach`	`rach`
`test_h_accum0 3, 0`	`test_h_accum0 3, 0`

`mvi_h_accum0 0x3fff, 0xc0000000`	`mvi_h_accum0 0x3fff, 0xc0000000`
`rach`	`rach`
`test_h_accum0 0x7fff, 0`	`test_h_accum0 0x7fff, 0`

`mvi_h_accum0 0xffff8000, 0`	`mvi_h_accum0 0xffff8000, 0`
`rach`	`rach`
`test_h_accum0 0xffff8000, 0`	`test_h_accum0 0xffff8000, 0`

`pass`	`pass`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.