OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [m32r/] [xor3.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# m32r testcase for xor3 $dr,$sr,#$uimm16
# m32r testcase for xor3 $dr,$sr,#$uimm16
# mach(): m32r m32rx
# mach(): m32r m32rx
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global xor3
        .global xor3
xor3:
xor3:
        mvi_h_gr  r5, 0
        mvi_h_gr  r5, 0
        mvi_h_gr  r4, 3
        mvi_h_gr  r4, 3
        xor3      r5, r4, #6
        xor3      r5, r4, #6
        test_h_gr r5, 5
        test_h_gr r5, 5
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.