OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh/] [fldi1.s] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 33
`# sh testcase for fldi1 $frn`	`# sh testcase for fldi1 $frn`
`# mach: sh`	`# mach: sh`
`# as(sh): -defsym sim_cpu=0`	`# as(sh): -defsym sim_cpu=0`

`.include "testutils.inc"`	`.include "testutils.inc"`

`start`	`start`
`fldi1_single:`	`fldi1_single:`
`set_grs_a5a5`	`set_grs_a5a5`
`set_fprs_a5a5`	`set_fprs_a5a5`
`fldi1 fr1`	`fldi1 fr1`
`fldi1 fr3`	`fldi1 fr3`
`fldi1 fr5`	`fldi1 fr5`
`fldi1 fr7`	`fldi1 fr7`
`fldi1 fr9`	`fldi1 fr9`
`fldi1 fr11`	`fldi1 fr11`
`fldi1 fr13`	`fldi1 fr13`
`fldi1 fr15`	`fldi1 fr15`
`test_grs_a5a5`	`test_grs_a5a5`
`assert_fpreg_x 0xa5a5a5a5 fr0`	`assert_fpreg_x 0xa5a5a5a5 fr0`
`assert_fpreg_x 0xa5a5a5a5 fr2`	`assert_fpreg_x 0xa5a5a5a5 fr2`
`assert_fpreg_x 0xa5a5a5a5 fr4`	`assert_fpreg_x 0xa5a5a5a5 fr4`
`assert_fpreg_x 0xa5a5a5a5 fr6`	`assert_fpreg_x 0xa5a5a5a5 fr6`
`assert_fpreg_x 0xa5a5a5a5 fr8`	`assert_fpreg_x 0xa5a5a5a5 fr8`
`assert_fpreg_x 0xa5a5a5a5 fr10`	`assert_fpreg_x 0xa5a5a5a5 fr10`
`assert_fpreg_x 0xa5a5a5a5 fr12`	`assert_fpreg_x 0xa5a5a5a5 fr12`
`assert_fpreg_x 0xa5a5a5a5 fr14`	`assert_fpreg_x 0xa5a5a5a5 fr14`
`assert_fpreg_i 1 fr1`	`assert_fpreg_i 1 fr1`
`assert_fpreg_i 1 fr3`	`assert_fpreg_i 1 fr3`
`assert_fpreg_i 1 fr5`	`assert_fpreg_i 1 fr5`
`assert_fpreg_i 1 fr7`	`assert_fpreg_i 1 fr7`
`assert_fpreg_i 1 fr9`	`assert_fpreg_i 1 fr9`
`assert_fpreg_i 1 fr11`	`assert_fpreg_i 1 fr11`
`assert_fpreg_i 1 fr13`	`assert_fpreg_i 1 fr13`
`assert_fpreg_i 1 fr15`	`assert_fpreg_i 1 fr15`

`pass`	`pass`
`exit 0`	`exit 0`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.