OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh/] [pmuls.s] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# sh testcase for pmuls
# sh testcase for pmuls
# mach:  shdsp
# mach:  shdsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
 
 
        .include "testutils.inc"
        .include "testutils.inc"
 
 
        start
        start
        set_grs_a5a5
        set_grs_a5a5
        lds     r0, a0
        lds     r0, a0
        pcopy   a0, a1
        pcopy   a0, a1
        lds     r0, x0
        lds     r0, x0
        lds     r0, x1
        lds     r0, x1
        lds     r0, y0
        lds     r0, y0
        lds     r0, y1
        lds     r0, y1
        pcopy   x0, m0
        pcopy   x0, m0
        pcopy   y1, m1
        pcopy   y1, m1
 
 
        # 2 x 2 = 8 (?)
        # 2 x 2 = 8 (?)
        # (I don't understand why the result is x2,
        # (I don't understand why the result is x2,
        # but that's what it says in the manual...)
        # but that's what it says in the manual...)
        mov     #2, r0
        mov     #2, r0
        shll16  r0
        shll16  r0
        lds     r0, y0
        lds     r0, y0
        lds     r0, y1
        lds     r0, y1
        pmuls   y0, y1, a0
        pmuls   y0, y1, a0
 
 
        assert_sreg     8, a0
        assert_sreg     8, a0
 
 
        set_greg 0xa5a5a5a5, r0
        set_greg 0xa5a5a5a5, r0
        test_grs_a5a5
        test_grs_a5a5
        pass
        pass
        exit 0
        exit 0
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.