URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for and $rm64, $rn64 -*- Asm -*-
|
# sh testcase for and $rm64, $rn64 -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global and
|
.global and
|
and:
|
and:
|
mov #1, r1
|
mov #1, r1
|
mov #7, r2
|
mov #7, r2
|
rotr r2
|
rotr r2
|
rotr r2
|
rotr r2
|
and r1, r2
|
and r1, r2
|
|
|
# R1 & R2 = 1.
|
# R1 & R2 = 1.
|
assert r2, #1
|
assert r2, #1
|
|
|
another:
|
another:
|
mov #192, r1
|
mov #192, r1
|
mov #0, r2
|
mov #0, r2
|
and r1, r2
|
and r1, r2
|
|
|
# R1 & R2 = 0.
|
# R1 & R2 = 0.
|
assert r2, #0
|
assert r2, #0
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.