OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [andi.cgs] - Diff between revs 24 and 33

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# sh testcase for and #$imm8, r0 -*- Asm -*-
# sh testcase for and #$imm8, r0 -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shcompact
# as: -isa=shcompact
# ld: -m shelf32
# ld: -m shelf32
        .include "compact/testutils.inc"
        .include "compact/testutils.inc"
        start
        start
        .global andi
        .global andi
andi:
andi:
        mov #0, r0
        mov #0, r0
        or #255, r0
        or #255, r0
        and #0, r0
        and #0, r0
        assert r0, #0
        assert r0, #0
large:
large:
        mov #0, r0
        mov #0, r0
        or #255, r0
        or #255, r0
        shll8 r0
        shll8 r0
        or #255, r0
        or #255, r0
        shll8 r0
        shll8 r0
        or #255, r0
        or #255, r0
        shll8 r0
        shll8 r0
        or #255, r0
        or #255, r0
mask:
mask:
        and #255, r0
        and #255, r0
        mov r0, r1
        mov r0, r1
        mov #0, r0
        mov #0, r0
        or #255, r0
        or #255, r0
        cmp/eq r0, r1
        cmp/eq r0, r1
        bf wrong
        bf wrong
mask0:
mask0:
        and #0, r0
        and #0, r0
        assert r0, #0
        assert r0, #0
okay:
okay:
        pass
        pass
wrong:
wrong:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.