OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [gdb/] [gdb-6.8/] [gdb-6.8.openrisc-2.1/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [brk.cgs] - Diff between revs 24 and 33

Only display areas with differences | Details | Blame | View Log

Rev 24 Rev 33
# sh testcase for brk -*- Asm -*-
# sh testcase for brk -*- Asm -*-
# mach: all
# mach: all
# as: -isa=shcompact
# as: -isa=shcompact
# ld: -m shelf32
# ld: -m shelf32
        .include "compact/testutils.inc"
        .include "compact/testutils.inc"
        start
        start
        .global brk
        .global brk
brk:
brk:
        # If we hit the breakpoint, the sim will stop.
        # If we hit the breakpoint, the sim will stop.
        pass
        pass
        # FIXME: breakpoint instruction.
        # FIXME: breakpoint instruction.
        # The SH4 assembler doesn't know about "brk".
        # The SH4 assembler doesn't know about "brk".
        .word 0x003b
        .word 0x003b
bad:
bad:
        fail
        fail
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.