URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for extu.w $rm, $rn -*- Asm -*-
|
# sh testcase for extu.w $rm, $rn -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
.global extuw
|
.global extuw
|
extuw:
|
extuw:
|
mov #42, r1
|
mov #42, r1
|
extu.w r1, r2
|
extu.w r1, r2
|
assert r2, #42
|
assert r2, #42
|
|
|
another:
|
another:
|
mov #0, r0
|
mov #0, r0
|
or #255, r0
|
or #255, r0
|
shll8 r0
|
shll8 r0
|
extu.w r0, r1
|
extu.w r0, r1
|
mov #0, r0
|
mov #0, r0
|
or #255, r0
|
or #255, r0
|
shll8 r0
|
shll8 r0
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.