URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 24 |
Rev 33 |
# sh testcase for fcmpeq -*- Asm -*-
|
# sh testcase for fcmpeq -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
# 1.0 == 1.0.
|
# 1.0 == 1.0.
|
fldi1 fr0
|
fldi1 fr0
|
fldi1 fr1
|
fldi1 fr1
|
fcmp/eq fr0, fr1
|
fcmp/eq fr0, fr1
|
bf wrong
|
bf wrong
|
|
|
# 0.0 != 1.0.
|
# 0.0 != 1.0.
|
fldi0 fr0
|
fldi0 fr0
|
fldi1 fr1
|
fldi1 fr1
|
fcmp/eq fr0, fr1
|
fcmp/eq fr0, fr1
|
bt wrong
|
bt wrong
|
|
|
# 1.0 != 0.0.
|
# 1.0 != 0.0.
|
fldi1 fr0
|
fldi1 fr0
|
fldi0 fr1
|
fldi0 fr1
|
fcmp/eq fr0, fr1
|
fcmp/eq fr0, fr1
|
bt wrong
|
bt wrong
|
|
|
# 2.0 != 1.0
|
# 2.0 != 1.0
|
fldi1 fr0
|
fldi1 fr0
|
fadd fr0, fr0
|
fadd fr0, fr0
|
fldi1 fr1
|
fldi1 fr1
|
fcmp/eq fr0, fr1
|
fcmp/eq fr0, fr1
|
bt wrong
|
bt wrong
|
|
|
bra double
|
bra double
|
# delay slot
|
# delay slot
|
nop
|
nop
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
double:
|
double:
|
# 1.0 == 1.0
|
# 1.0 == 1.0
|
fldi1 fr0
|
fldi1 fr0
|
fldi1 fr2
|
fldi1 fr2
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_s2d fr2, dr2
|
_s2d fr2, dr2
|
_setpr
|
_setpr
|
fcmp/eq dr0, dr2
|
fcmp/eq dr0, dr2
|
bf wrong
|
bf wrong
|
_clrpr
|
_clrpr
|
|
|
# 0.0 != 1.0
|
# 0.0 != 1.0
|
fldi0 fr0
|
fldi0 fr0
|
fldi1 fr2
|
fldi1 fr2
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_s2d fr2, dr2
|
_s2d fr2, dr2
|
_setpr
|
_setpr
|
fcmp/eq dr0, dr2
|
fcmp/eq dr0, dr2
|
bt wrong
|
bt wrong
|
_clrpr
|
_clrpr
|
|
|
# 1.0 != 0.0
|
# 1.0 != 0.0
|
fldi1 fr0
|
fldi1 fr0
|
fldi0 fr2
|
fldi0 fr2
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_s2d fr2, dr2
|
_s2d fr2, dr2
|
_setpr
|
_setpr
|
fcmp/eq dr0, dr2
|
fcmp/eq dr0, dr2
|
bt wrong2
|
bt wrong2
|
_clrpr
|
_clrpr
|
|
|
# 2.0 != 1.0
|
# 2.0 != 1.0
|
fldi1 fr0
|
fldi1 fr0
|
fadd fr0, fr0
|
fadd fr0, fr0
|
fldi1 fr2
|
fldi1 fr2
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_s2d fr2, dr2
|
_s2d fr2, dr2
|
_setpr
|
_setpr
|
fcmp/eq dr0, dr2
|
fcmp/eq dr0, dr2
|
bt wrong2
|
bt wrong2
|
_clrpr
|
_clrpr
|
|
|
okay:
|
okay:
|
pass
|
pass
|
|
|
wrong2:
|
wrong2:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.