URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 24 |
Rev 33 |
# sh testcase for ftrc -*- Asm -*-
|
# sh testcase for ftrc -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
|
|
# ftrc(0.0) = 0.
|
# ftrc(0.0) = 0.
|
fldi0 fr0
|
fldi0 fr0
|
ftrc fr0, fpul
|
ftrc fr0, fpul
|
# check results.
|
# check results.
|
mov #0, r0
|
mov #0, r0
|
sts fpul, r1
|
sts fpul, r1
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong
|
bf wrong
|
|
|
# ftrc(1.5) = 1.
|
# ftrc(1.5) = 1.
|
fldi1 fr0
|
fldi1 fr0
|
fldi1 fr1
|
fldi1 fr1
|
fldi1 fr2
|
fldi1 fr2
|
# double it.
|
# double it.
|
fadd fr2, fr2
|
fadd fr2, fr2
|
# form the fraction.
|
# form the fraction.
|
fdiv fr2, fr1
|
fdiv fr2, fr1
|
fadd fr1, fr0
|
fadd fr1, fr0
|
# now we've got 1.5 in fr0.
|
# now we've got 1.5 in fr0.
|
ftrc fr0, fpul
|
ftrc fr0, fpul
|
# check results.
|
# check results.
|
mov #1, r0
|
mov #1, r0
|
sts fpul, r1
|
sts fpul, r1
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong
|
bf wrong
|
|
|
# ftrc(-1.5) = -1.
|
# ftrc(-1.5) = -1.
|
fldi1 fr0
|
fldi1 fr0
|
fneg fr0
|
fneg fr0
|
fldi1 fr1
|
fldi1 fr1
|
fldi1 fr2
|
fldi1 fr2
|
# double it.
|
# double it.
|
fadd fr2, fr2
|
fadd fr2, fr2
|
# form the fraction.
|
# form the fraction.
|
fdiv fr2, fr1
|
fdiv fr2, fr1
|
fneg fr1
|
fneg fr1
|
# -1 + -0.5 = -1.5.
|
# -1 + -0.5 = -1.5.
|
fadd fr1, fr0
|
fadd fr1, fr0
|
# now we've got 1.5 in fr0.
|
# now we've got 1.5 in fr0.
|
ftrc fr0, fpul
|
ftrc fr0, fpul
|
# check results.
|
# check results.
|
mov #1, r0
|
mov #1, r0
|
neg r0, r0
|
neg r0, r0
|
sts fpul, r1
|
sts fpul, r1
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong
|
bf wrong
|
|
|
bra double
|
bra double
|
nop
|
nop
|
|
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
double:
|
double:
|
# ftrc(0.0) = 0.
|
# ftrc(0.0) = 0.
|
fldi0 fr0
|
fldi0 fr0
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_setpr
|
_setpr
|
ftrc dr0, fpul
|
ftrc dr0, fpul
|
_clrpr
|
_clrpr
|
# check results.
|
# check results.
|
mov #0, r0
|
mov #0, r0
|
sts fpul, r1
|
sts fpul, r1
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
foo:
|
foo:
|
bf wrong2
|
bf wrong2
|
|
|
# ftrc(1.5) = 1.
|
# ftrc(1.5) = 1.
|
fldi1 fr0
|
fldi1 fr0
|
fldi1 fr2
|
fldi1 fr2
|
fldi1 fr4
|
fldi1 fr4
|
# double it.
|
# double it.
|
fadd fr4, fr4
|
fadd fr4, fr4
|
# form 0.5.
|
# form 0.5.
|
fdiv fr4, fr2
|
fdiv fr4, fr2
|
fadd fr2, fr0
|
fadd fr2, fr0
|
# now we've got 1.5 in fr0, so do some single->double
|
# now we've got 1.5 in fr0, so do some single->double
|
# conversions and perform the ftrc.
|
# conversions and perform the ftrc.
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_s2d fr2, dr2
|
_s2d fr2, dr2
|
_s2d fr4, dr4
|
_s2d fr4, dr4
|
_setpr
|
_setpr
|
ftrc dr0, fpul
|
ftrc dr0, fpul
|
_clrpr
|
_clrpr
|
|
|
# check results.
|
# check results.
|
mov #1, r0
|
mov #1, r0
|
sts fpul, r1
|
sts fpul, r1
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong2
|
bf wrong2
|
|
|
# ftrc(-1.5) = -1.
|
# ftrc(-1.5) = -1.
|
fldi1 fr0
|
fldi1 fr0
|
fneg fr0
|
fneg fr0
|
fldi1 fr2
|
fldi1 fr2
|
fldi1 fr4
|
fldi1 fr4
|
# double it.
|
# double it.
|
fadd fr4, fr4
|
fadd fr4, fr4
|
# form the fraction.
|
# form the fraction.
|
fdiv fr4, fr2
|
fdiv fr4, fr2
|
fneg fr2
|
fneg fr2
|
# -1 + -0.5 = -1.5.
|
# -1 + -0.5 = -1.5.
|
fadd fr2, fr0
|
fadd fr2, fr0
|
# now we've got 1.5 in fr0, so do some single->double
|
# now we've got 1.5 in fr0, so do some single->double
|
# conversions and perform the ftrc.
|
# conversions and perform the ftrc.
|
_s2d fr0, dr0
|
_s2d fr0, dr0
|
_s2d fr2, dr2
|
_s2d fr2, dr2
|
_s2d fr4, dr4
|
_s2d fr4, dr4
|
_setpr
|
_setpr
|
ftrc dr0, fpul
|
ftrc dr0, fpul
|
_clrpr
|
_clrpr
|
|
|
# check results.
|
# check results.
|
mov #1, r0
|
mov #1, r0
|
neg r0, r0
|
neg r0, r0
|
sts fpul, r1
|
sts fpul, r1
|
cmp/eq r0, r1
|
cmp/eq r0, r1
|
bf wrong2
|
bf wrong2
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong2:
|
wrong2:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.