URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 33 |
# sh testcase for mov.w @($imm4x2, $rm), r0 -*- Asm -*-
|
# sh testcase for mov.w @($imm4x2, $rm), r0 -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
mov #30, r1
|
mov #30, r1
|
shll8 r1
|
shll8 r1
|
|
|
# Build up a distinctive bit pattern.
|
# Build up a distinctive bit pattern.
|
mov #1, r0
|
mov #1, r0
|
shll8 r0
|
shll8 r0
|
add #12, r0
|
add #12, r0
|
|
|
# Preserve r0.
|
# Preserve r0.
|
mov r0, r3
|
mov r0, r3
|
|
|
# Store something first.
|
# Store something first.
|
mov.w r0, @(12, r1)
|
mov.w r0, @(12, r1)
|
|
|
check:
|
check:
|
# Read it back.
|
# Read it back.
|
mov.w @(12, r1), r0
|
mov.w @(12, r1), r0
|
shll16 r0
|
shll16 r0
|
shll16 r3
|
shll16 r3
|
cmp/eq r0, r3
|
cmp/eq r0, r3
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.